. As a result, the degradation mechanisms governing endurance are likely different for the latter technology. A detailed analysis of TANOS program/erase (P/E) window instability upon cycling is the subject of this paper.
Introduction TANOS charge trap Flash (CTF) with SiO 2 -Si 3 N 4 -Al 2 O 3 memory stack and TaN metal gate is a candidate technology to replace conventional floating gate technology for multilevel NAND applications beyond the 32nm node. Whereas a lot of effort is dedicated to improvement of erase performance and retention [1] much less attention is paid to TA-NOS endurance. In conventional floating gate (FG) NAND technology both the program and erase operations proceed by electron tunneling to and from the FG. In contrast, TA-NOS erase occurs mainly through holes tunneling from the substrate [2] . As a result, the degradation mechanisms governing endurance are likely different for the latter technology. A detailed analysis of TANOS program/erase (P/E) window instability upon cycling is the subject of this paper.
Results & discussion ANO stacks were processed on 300mm wafers with fixed 4nm ISSG bottom oxide, 5nm PECVD nitride, and 10nm ALD Al 2 O 3 using H 2 O precursor. Variations on these reference conditions were part of the experiment. PVD-TaN inserted polysilicon was used as gate material. Characterization was done partly on capacitors with extra n+junction by monitoring with high-frequency C-V the flatband shift ΔV fb as well as threshold voltage shift ΔV th with respect to the initial value, partly on cells by ΔV th . In addition, charge pumping was done on the cells to monitor interface traps. Fig. 1 shows typical cell P/E window as function of cycle count. At low cycle count there is a slight increase of the erased level mainly, indicative for trapped negative charge in the stack [3] . At high cycle count both the programmed and erased V th go up at much higher rate. The window shift accumulates to several Volts at the highest cycle counts. To interpret this behavior, Fig. 2a presents the full I-V characteristics in programmed and erased state, respectively, recorded at selected cycle counts. P/E V th shift is the net result of two contributions: (1) a shift over the voltage axis from variation in fixed charge in the stack (2) a decrease of subthreshold slope as well as transconductance, Fig. 2b , from trap generation at the substrate/tunnel oxide interface. The latter contribution causes the P/E window shift to depend on the current level at which V th is monitored. The generation of interface traps is confirmed by charge pumping (CP) in Fig.  3 . From fresh to 10kcycles, CP current I cp , which is proportional to interface trap density N it , goes up by a factor of 200. N it generation follows a power law as function of P/E cycles, with log slope ~0.5, Fig. 4 . For typical stack thicknesses, 1e12/cm 2 interface charges correspond to ~0.5V shift in V th . Next to N it evolution with number of cycles, also the evolution within an elementary program or erase operation was monitored. This is shown in Fig. 5 for the case of program. There is only very small I cp increase upon program. In contrast, I cp increase is much higher during the erase operation, Fig. 6 . This is confirmed in Fig. 7a showing ΔN it for various voltages. Even at identical internal field, the erase operation produces much more N it than the program operation. We believe that this is related to the energy of the carriers crossing the substrate-tunnel oxide interface: low-energy electrons tunneling from the substrate in the case of program; high-energy electrons detrapped from the nitride or directly injected from the gate during erase, next to low-energy holes from the substrate, as indicated in Fig. 7b . The interface trapped charge monitored by V th is observed to be negative. A three-terminal capacitor allows to monitor V fb evolution as well, with quite different signature as evidenced in Fig. 8 . After slight window increase at low cycle count identical to the case of V th , the V fb window shows turnaround behavior and downshift at high cycle count. Putting together the window information from V th and V fb , respectively, we conclude that (1) at low cycle count there is fixed charge buildup independent from actual window monitor (2) at higher cycle count interface trapped charge starts to dominate which is positive (donor-type) in lower half of band gap assessed by V fb and negative (acceptor-type) in upper half assessed by V th (3) donors and acceptors are comparable in number. At given internal field, the window instability depends on the stack layers and their process history. Fig. 9 illustrates this for the case of Si-rich nitride trap layer [4] . The more excess Si, the flatter the endurance characteristics. Charge pumping confirms that this is correlated with lower N it generation rate.
Conclusion
TANOS P/E window instability upon cycling is ultimately governed by donor and acceptor interface traps at the substrate-tunnel oxide interface, generated upon electrical stress mainly during the erase operation. As a result, the evolution of P/E window depends on the actual monitor. 
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